The listing of claims below replaces all prior versions and listings of claims in the application.

IN THE CLAIMS:

- 1. (cancelled)
- 2. (currently amended) The method of claim 4-21 wherein said first layer consists essentially of at least one material selected from the group consisting of iridium (Ir), niobium (Nb), platinum (Pt), rhenium (Re), rhodium (Rh), ruthenium (Ru), tantalum (Ta), tantalum nitride (TaN), tantalum silicon nitride (TaSiN), tungsten (W), and vanadium (V).
- 3. (currently amended) The method of claim 2-21 wherein said second layer consists essentially of at least one material selected from the group consisting of iridium (Ir), niobium (Nb), platinum (Pt), rhenium (Re), rhodium (Rh), ruthenium (Ru), tantalum (Ta), tantalum nitride (TaN), tantalum silicon nitride (TaSiN), tungsten (W), vanadium (V), nickel (Ni) silicide, cobalt (Co) silicide and titanium (Ti) silicide.
- 4. (currently amended) The method of claim 3-21 wherein at least one of said first layer and said second layer includes an impurity concentration to adjust said metal gate to a desired workfunction.
- 5. (currently amended) A method of fabricating a gate structure of an integrated circuit, comprising:

forming a metal-containing gate in an opening within a dielectric region formerly occupied by a sacrificial gate, said metal-containing gate including:

The method of claim 4 wherein said

a first layer consists consisting essentially of tungsten deposited from a W(CO)₆ precursor, said first layer contacting a gate dielectric, the gate dielectric contacting a transistor channel region formed in a semiconductor region of a substrate;

a diffusion barrier layer overlying said first layer; and

a second layer overlying said diffusion barrier layer, and said second layer consists consisting essentially of tungsten deposited from a WF₆ precursor, at least one of said first layer and said second layer including an impurity concentration to adjust said metal gate to a desired workfunction.

- 6. (currently amended) The method of claim <u>4-21</u> further comprising depositing a layer of adhesion material prior to forming said diffusion barrier layer.
- 7. (original) The method of claim 6 wherein said diffusion barrier layer consists essentially of titanium nitride (TiN) and said adhesion material consists essentially of titanium (Ti).
- 8. (currently amended) The method of claim 4–21 wherein said diffusion barrier layer includes at least one of a nitride of titanium, a nitride of hafnium and a nitride of zirconium.

- 9. (original) The method of claim 8, wherein said diffusion barrier layer is formed by depositing TiN after depositing titanium.
- 10. (original) The method of claim 8 wherein said diffusion barrier layer consists essentially of TiN.
- 11. (currently amended) The method of claim 1–21 wherein said dielectric region includes a pair of spacers disposed at sidewalls of said opening.
- 12. (currently amended) The method of claim 4-21 wherein said substrate is selected from the group consisting of a bulk semiconductor substrate, semiconductor-on-insulator substrate, silicon-on-insulator substrate, silicon germanium substrate and germanium substrate.
- 13. (currently amended) The method of claim 4–21 wherein said semiconductor region includes a thin film of semiconductor having a polycrystalline or amorphous form.
- 14. (currently amended) The method of claim 1–21 wherein said sacrificial gate is removed from the opening by etching and said method further comprises removing an etch stop layer disposed between the sacrificial gate and the semiconductor region and thereafter forming the gate dielectric.
- 15. (original) The method of claim 14 wherein the gate dielectric has a different **FIS920030195US1** -7-

thickness than the etch stop layer.

- 16. (original) The method of claim 15, wherein said etch stop layer consists essentially of a layer of oxide.
- 17. (currently amended) The method of claim 421, wherein said sacrificial gate consists essentially of polysilicon.

18-20. (cancelled)

21. (currently amended) The method of claim 20, wherein A method of fabricating a gate structure of an integrated circuit, comprising:

forming a metal-containing gate in an opening within a dielectric region formerly occupied by a sacrificial gate, said metal-containing gate including:

said-a first layer is depositing deposited via a chemical vapor deposition (CVD) process using a carbonyl of a metal as a deposition precursor, the first layer contacting a gate dielectric, the gate dielectric contacting a transistor channel region in a semiconductor region of a substrate;

a diffusion barrier layer overlying said first layer; and
a second layer overlying said diffusion barrier layer,
wherein said first layer is thinner than said second layer and said first layer is between 2 nm and 10 nm thick.

- 22. (original) The method of claim 21 wherein said diffusion barrier layer is annealed before forming the second layer.
- 23. (original) The method of claim 22 further comprising the step of annealing said diffusion barrier at a temperature ranging between 400 and 600 degrees Celsius.
- 24. (original) The method of claim 23, wherein said second layer is deposited using a chemical vapor deposition (CVD) process.
- 25. (original) The method of claim 24 wherein said second layer is deposited using a fluorine containing compound gas of a metal as a deposition precursor.
- 26. (currently amended) The method of Claim 25-21 wherein said first layer of metal is deposited from a carbonyl containing precursor and said second layer of metal is deposited from a fluorine containing precursor.
- 27. (currently amended) The method of claim—1_11 wherein said dielectric region includes an interlevel dielectric layer extending from sides of said spacers over said semiconductor region and said metal gate is further planarized to a level of said interlevel dielectric layer.
- 28. (cancelled) The method of claim 27 wherein said metal gate is planarized planarization is conducted by chemical mechanical polishing.

29. (currently amended) A method of making a metal gate structure on a substrate comprising:

forming an etch stop layer on a semiconductor region of a substrate;

forming a sacrificial gate on said etch stop layer;

providing a pair of dielectric spacers on sidewalls of said sacrificial gate;

forming a dielectric layer on said substrate having a top surface generally planar to a top of said sacrificial gate;

removing said sacrificial gate to form an opening between said spacers;

removing said etch stop layer from under said opening;

forming a gate dielectric on said semiconductor region under said opening;

depositing <u>from a W(CO)₆ precursor</u> a first layer <u>consisting essentially of tungsten</u> of metal in said opening, <u>said first layer</u> contacting said gate dielectric and sidewalls of said spacers;

forming a diffusion barrier layer on said first layer in said opening; and depositing from a WF₆ precursor a second layer of metal consisting essentially of tungsten in said opening, said second layer contacting on said diffusion barrier layer in said opening.

30. (currently amended) An integrated circuit including a transistor having a metal gate, said metal gate comprising:

a first layer of metal consisting essentially of a metal deposited using a carbonyl of a metal as a deposition precursor, said first layer contacting a gate

dielectric, the gate dielectric contacting formed on a semiconductor region of a substrate;

a diffusion barrier layer overlying said first layer of metal; and
a second layer of metal overlying said diffusion barrier, said first and
second layers of metal and said diffusion barrier layer being disposed within an opening
between a pair of dielectric spacers.